翻訳と辞書
Words near each other
・ Unicoloured thrush
・ UNICOM
・ Unicom
・ Unicom Focal Point
・ UNICOM Government, Inc.
・ Unicomer Group
・ Unicomp
・ Unicompartmental knee arthroplasty
・ Unicon
・ Unicon (British science fiction convention)
・ Unicon (Maryland science fiction convention)
・ Unicon (programming language)
・ Unicon (unicycling)
・ Unicor Prima Motor
・ UNICORE
Unicore
・ Unicorn
・ Unicorn & The Harmonizer DVD
・ Unicorn (Basement Jaxx song)
・ Unicorn (Chew Lips album)
・ Unicorn (coin)
・ Unicorn (comics)
・ Unicorn (disambiguation)
・ Unicorn (Dungeons & Dragons)
・ Unicorn (finance)
・ Unicorn (Japanese band)
・ Unicorn (ship)
・ Unicorn (South Korean band)
・ Unicorn (spider)
・ Unicorn (Tyrannosaurus Rex album)


Dictionary Lists
翻訳と辞書 辞書検索 [ 開発暫定版 ]
スポンサード リンク

Unicore : ウィキペディア英語版
Unicore
:''For the grid computing middleware, see UNICORE.''
Unicore is the name of a computer instruction set architecture designed by Microprocessor Research and Development Center (MPRC) of Peking University in the PRC. The computer built on this architecture is called the Unity-863.〔(【引用サイトリンク】title=Introduction to MPRC )
The CPU is integrated into a fully functional SoC to make a PC-like system.
The processor is very similar to the ARM architecture, but uses a different instruction set.
It is supported by the Linux kernel as of version 2.6.39.〔(【引用サイトリンク】title=Merge window closed - 2.6.39-rc1 out )
==Instruction set==
The instructions are almost identical to the standard ARM formats, except that conditional execution has been removed, and the bits reassigned to expand all the register specifiers to 5 bits.〔(Unicore processor simulator source code ). Instruction formats are in decode.c, disassembly in interpret.c, and emulation in instEx.c.〕 Likewise, the immediate format is 9 bits rotated by a 5-bit amount (rather than 8 bit rotated by 4), the load/store offset sizes are 14 bits for byte/word and 10 bits for signed byte or half-word. Conditional moves are provided by encoding the condition in the (unused by ARM) second source register field Rn for MOV and MVN instructions.
The meaning of various flag bits (such as S=1 enables setting the condition codes) is identical to the ARM instruction set. The load/store multiple instruction can only access half of the register set, depending on the H bit. If H=0, the 16 bits indicate R0–R15; if H=1, R16–R31.

抄文引用元・出典: フリー百科事典『 ウィキペディア(Wikipedia)
ウィキペディアで「Unicore」の詳細全文を読む



スポンサード リンク
翻訳と辞書 : 翻訳のためのインターネットリソース

Copyright(C) kotoba.ne.jp 1997-2016. All Rights Reserved.