|
Cannonlake (formerly Skymont) is Intel's codename for the 10-nanometer die shrink of the Skylake microarchitecture, expected to be released in the second half of 2017.〔 As a die shrink, Cannonlake is a "tick" in Intel's "tick-tock" execution plan as the next step in semiconductor fabrication. Cannonlake will be used in conjunction with Intel ''200 Series'' chipsets, also known as ''Union Point''. The platform as a whole will be named ''Union Bay''.〔 Following Intel's longstanding "tick-tock" strategy, the replacement for Cannonlake would be a new architecture at the same 10 nm process node, delivered a year after Cannonlake. , confirmation of this has not been leaked or announced. It has been speculated for a long time that reaching smaller process nodes would become impractical, leading to the end of Moore's Law. Intel however believes that it will be possible to reach at least 7 nm, though it will perhaps require use of materials other than silicon,〔(【引用サイトリンク】 title=Intel forges ahead to 10nm, will move away from silicon at 7nm )〕 such as indium gallium arsenide (InGaAs). == Features == *200 Series chipset (Union Point) *Thermal design power (TDP) up to 95 W (LGA 1151) *Support for Intel Optane Technology 抄文引用元・出典: フリー百科事典『 ウィキペディア（Wikipedia）』 ■ウィキペディアで「Cannonlake」の詳細全文を読む スポンサード リンク
|